



NB11.6 Block Diagram







Quanta Computer Inc.

PROJECT : NN5


| | | |
|------|----------------------------|-----|
| Size | Document Number | Rev |
| | SKL-Y CPU (DDI/EDP) | 1A |

Date: Thursday, August 25, 2016 Sheet 2 of 35

PROCHOT#




THRMTRIP




04

SMB TO EC




SMB




Trace Length
EC Side 6.5 inch
PCH Side 8 inch



SPI ROM for EC & BIOS





Hardware Strap









PCH JTAG Debug (DCI2.0)




| | | | |
|---|---------------------------|---|---------|
|  | | Quanta Computer Inc. PROJECT : NN5 | |
| | | | |
| Size | Document Number | Rev 1A | |
| SKL-Y CPU (LPSS/HDA) | | | |
| Date: | Thursday, August 25, 2016 | Sheet | 5 of 35 |













Vcore=24A(Max)



VCCSA=4.1A(Max)









VCCGT=24A(Max)




Processor Strapping

| | 1 | 0 | |
|--|---|----------|--|
| CFG0 EAR-STALL/NOT STALL RESET SEQUENCE AFTER PCU PLL IS LOCKED | (DEFAULT) NORMAL OPERATION NO STALL | | CFG0 R54 *1K/F 2 |
| CFG4 eDP Enable | DISABLED | ENABLED | CFG4 R53 *1K/F 2 |
| SPKR / GPP_B14 | ENABLED | DISABLED | (5) AC2_SPK R257 *1K/F 2 +3V |
| GPIO0 MOSI /GPP_B16 | ENABLED | DISABLED | (5) NO_REBOOT R234 *1K/F 2 +3V |
| SMBALERT# /GPP_C2 | ENABLED | DISABLED | Already Pull-high on Page.4 |
| Boot BIOS Strap Bit /GPP_B22 | LPC | SPI | (default:SPI) Page5 Reserve PU1K |
| SML0ALERT# / GPP_C5 | ESPI | LPC | Already Pull-high on Page.4(default:LPC) |
| SML1ALERT# / PCH0T#W GPP_B23 | | | Already Pull-high on Page.4 |
| SPI0_MOSI (PCH_SPI_S0) | | | Already Pull-high on Page.4 |
| SPI0_MISO (PCH_SPI_S0) | | | Already Pull-high on Page.4 |
| SPI0_IO2 (PCH_SPI_IO2) | | | Already Pull-high on Page.4 |
| SPI0_IO3 (PCH_SPI_IO3) | | | Already Pull-high on Page.4 |
| HDA_SDO/ I2S_TXDO | DISABLED | ENABLED | Already Pull-high on Page.5 |
| Security Flash Descriptors | | | |
| DDPB_CTRLDATA / GPP_E19 | ENABLED | | Used on HDMI DDC |
| DDPC_CTRLDATA / GPP_E21 | | | No Used |









Camera For EMI close to connector



CLOSE to CN6



eDP




LCD PWR



$$\text{Fuse Rating} = \text{IR}(\text{max}) / (0.75 * 0.88) = 0.251 / 0.66 = 0.383 \text{ A}$$

$$\text{Fuse Rating} = \text{IR}(\text{max}) / (0.75 * 0.6) = 0.15 / 0.45 = 0.333 \text{ A}$$

Camera




eDP

TOUCH PAD

$$\text{Fuse Rating} = \text{IR}(\text{max}) / (0.75 * 0.6) = 0.01 / 0.45 = 0.022 \text{ A}$$

T/P Board to T/P (ALPS/FFG)




Quanta Computer Inc.


PROJECT : NN5


| Size | Document Number | Rev |
|-------|---------------------------|----------------|
| | eDP/Touch PAD | 1A |
| Date: | Thursday, August 25, 2016 | Sheet 14 of 35 |

15



16









18


TX0 and TX2 lanes are swapped intentionally

EMI

EMI Solution


| | | | | |
|-------------|------|---|---------|-------------|
| C_TX2_HDMI+ | R525 |  | 140/F 4 | C_TX2_HDMI- |
| C_TX1_HDMI+ | R524 |  | 140/F 4 | C_TX1_HDMI- |
| C_TX0_HDMI+ | R522 |  | 140/F 4 | C_TX0_HDMI- |
| C_TXC_HDMI+ | R523 |  | 140/F 4 | C_TXC_HDMI- |

HPD




DDC Level Shift

HDMI SMBus Isolation




Close to HDMI connector

ESD



Close to CN16



12/7 Prevent monitor leakage (300mA)


**Quanta Computer Inc.**

PROJECT : NN5


| | | |
|-------|--------------------------------|----------------|
| Size | Document Number HDMI | Rev 1A |
| Date: | Thursday, August 25, 2016 | Sheet 18 of 35 |

Thermal Sensor(THM)


19




High Active(for reserved)



High Active(for reserved)



$$\text{Fuse Rating} = \text{IR(max)} / (0.75 * 0.6) = 0.03 / 0.45 = 0.067A$$



| | | |
|-------------|-----|----------------|
| NBSWON# | D86 | *EGA10402V05AH |
| CAPSLED0# | D87 | *EGA10402V05AH |
| BATLED0# | D88 | *EGA10402V05AH |
| PWR_LED1#_R | D89 | *EGA10402V05AH |
| PWR_LED0#_R | D90 | *EGA10402V05AH |

ES2





Quanta Computer Inc.

PROJECT : NN5

| | | |
|-------|---------------------------|----------------|
| Size | Document Number | Rev |
| | BTB | 1A |
| Date: | Thursday, August 25, 2016 | Sheet 19 of 35 |

USB 3.0 PORT1




| SEL | /OE | Mode |
|------|-----|-----------|
| HIGH | LOW | USB Mode |
| LOW | LOW | UART Mode |

| | TPS2541 | | TPS2544 | |
|----------|---------|-------|---------|-------|
| ILIM_SEL | Pin15 | Pin16 | Pin15 | Pin16 |
| High | V | | | V |
| Low | | V | V | |

```


DP : Standard Downstream Port
DP : Charging downstream port
CP : Dedicated Charging Port
enable/Disable : setting by EC

```




| ILIM_SEL (I LIMIT(A)= 50250/R) | | |
|--------------------------------|---------|------------------|
| HI | I_LIM_1 | 50250/24K=2.093A |
| LO | I_LIM_0 | 50250/24K=2.093A |

USB Charger




USB 3.0 PORT0




| USB_CHARGE_EN | CTL_1 | CTL_2 | CTL_3 | TPS 2544 Truth Table |
|---------------|-------|-------|-------|---|
| 1 | 0 | X | 1 | DCP, Auto-detect(S3/S4/S5, 1.5A) |
| 1 | 1 | 0 | 0 | DCP, BC SPEC1.2 only(S3/Deep standby/S4/S5, 1.5A) |
| 1 | 1 | 0 | 1 | DCP, Divider mode only(S3/S4/S5, 1.5A) |
| 1 | 0 | 1 | 0 | SDP, USB2.0 mode(S0, 0.5A) |
| 1 | 1 | 1 | 1 | CDP (S0, 1.5A) |
| 0 | 0 | 0 | 0 | OUT discharge, power switch OFF |

| System State | USB Battery Charging Setting | | |
|--------------|----------------------------------|--------------------------|--------------------------|
| | Disable(AC and DC mode)(EN1 2 3) | Enable(AC mode)(EN1 2 3) | Enable(DC mode)(EN1 2 3) |
| S0 | SDP (1 0 1 0) | SDP (1 0 1 0) | SDP (1 0 1 0) |
| S3 | SDP (1 0 1 0) | DCP Auto (1 0 X 1) | Charger OFF (0 0 0 0) |
| S4 | Charger OFF (0 0 0 0) | DCP Auto (1 0 X 1) | Charger OFF (0 0 0 0) |
| S5 | Charger OFF (0 0 0 0) | DCP Auto (1 0 X 1) | Charger OFF (0 0 0 0) |




+3VPCU_EC and +3V_RTC
minimum trace width 12mils.


+3VPCU_EC and +3V_RTC
minimum trace width 12mils.




For throttling




Put damping resistor close to EC




KEY BOARD Connector




VCC_CORE




GFX_CORE









1.2VSUS & VTT_MEM




| STATE | S3 | S5 | 1.35VSUS | VTTREF | VTT |
|-------|----|----|----------|--------|------------|
| S0 | 1 | 1 | On | On | On |
| S3 | 0 | 1 | On | On | Off/High Z |
| S4/S5 | 0 | 0 | Off | Off | Off |

+1.0V S5






SCREW HOLE




PAD




For ESD's requirment

30

CLIP SHIELDING (CPU)





35



WWW.AITECH1.RU







| OS status | S0 | S3 | (Soft OFF) | (Soft OFF) |
|---------------------------|----|----|---------------------------------------|--|
| H/W status | S0 | S3 | S5 S4 (Win10 off) Charge Enable | S5 S4 (Win10 off) Charge Disable |
| RUN_ON | H | L | L | L |
| +3V | H | L | L | L |
| +5V | H | L | L | L |
| +0.6V_DDR_VTT | H | L | L | L |
| +1.8V_A | H | L | L | L |
| +VCCSA | H | L | L | L |
| +VCC_GFX | H | L | L | L |
| +VCC_CORE | H | L | L | L |
| +1.0V_VCCIO(+1.0V_VCCSTG) | H | L | L | L |
| SUS_ON | H | H | L | L |
| +1.2V_SUS | H | H | L | L |
| +1.8V_SUS | H | H | L | L |
| +1.0V_SUS_VCCST | H | H | L | L |
| S5_ON | H | H | L | L |
| +1.8V_S5 | H | H | L | L |
| +3V_S5 | H | H | L | L |
| +1.0V_S5 | H | H | L | L |
| EC_WAKE_ON | H | H | H | L |
| +3V_WAKE | H | H | H | L |
| +5V_WAKE | H | H | H | L |
| +3VPCU-1 | H | H | H | H |
| +3VPCU | H | H | H | H |



Quanta Computer Inc.

PROJECT : NN5

| | | |
|------------------|---------------------------|----------------|
| Size | Document Number | Rev 1A |
| POWER MAP | | |
| Date: | Thursday, August 25, 2016 | Sheet 34 of 35 |

CHANGE LIST ES1 to ES2

Page 22-- Add R5279 to inform MC the HDA_RST# status.
Page 07-- Remove R540 for reserve only.
Page 22-- Add R5280 to support EC e-Flash function
Page 08-- de-mount R395, mount R5262 -->No support deep sleep
Page 21-- U1,04 Change the ESD parts from U1,04 to D79,D80,D81,D82,D83,D84,D85.
Page 25-- Add R282 to avoid GDSW issue.
Page 22-- Reserved U32,C8797 to follow PFG.
Page 22-- Reserved Q73 for RTC measure.
Page 13-- Reserved D84-D90 for ESD.
Page 30-- Reserved C8799-C8803 for ESD.
Page 15-- Reserved D91 for ESD.
Page 25,26,27,29-- Del R01-R,P010,P010,P014-16
Page 4-- Add R5283,R5284,Q72 for CATERR8 by NEC
Page 4-- Add R5285 for CATERR8 by NEC.
Page 25-- PR83 change from 75K to 80.6K.
Page 23-- PF1 change from 1A to 2A.
Page 24-- PF2 change from 3A to 4A.
Page 24-- PF3 change from 3A to 4A.
Page 29-- PF11 change from 6A to 8A.
Page 29-- PR243 change from 201K to 130K.
Page 29-- PR246 change from 100K to 200K.
Page 4-- Add R5288 for CATERR8 for Intel R563377_2016W020.
Page 7-- R236 chang value from 2.7K +/-1% to 2.71K +/-0.5% for Intel R563377_2016W018.
Page 22-- Add R5290,R5291,KC43,KC44 by NEC's require.
Page 10-- C511 change size from 47uF,0805 to 22uF,0603 meet MR height limitation.
Page 17-- R474 change value from 0 ohm to 36K ohm, mount ACX1 0.1uF to meet AUI turn on timing.
Page 18-- R522,R523,R524,R525 change value from 150ohm to 140ohm, for RMI.
Page 19-- Add R5294,R5295 by NEC.
Page 19-- non-staff Q52,Q56, and C520,C521 change the value from 2200pf cap to 0ohm resistor ,DPTF has not use the Q52,Q56.
Page 7-- Reserved R5286-R5297-R5298 by NEC
Page 20-- C56,C102,C456,C457 change size to 0805
Page 13-- Add R5293 for ESD.
Page 2,4,6,8,10,14-18,20,21-- Short 0ohm Location:R113,R286,R287,R265,R325,R332,R228,R421,
R452,R394,R279,R402,R395,R273,R399,R412,R391,R409,R407,R403,R271,R408,R272,R274,R411,R405,
R410,R349,R346,R343,R338,R334,R460,R462,R461,R6,R7,R8,R9,R12,R5266,R5267,R5265,AR22;R5239;R197;R72
Page 4,9,17,22-- Short 0ohm Location:R751,R755,R756,R757,R175,R176,R177,R178,R94,R102;AR21;R5252
Page 7-- C119,C120 change value from 15pf to 15pf to follow Vendor's suggestion.
Page 23--
change PR26 from 1.02k ohm to 1.27K ohm to correct OC.LL and IMON.
change PC29 from 470pF to 220pF to correct DVID response.
change PR37 from 97.6k to 115k ohm to correct IMON.
change PR33 from 102k to 93.1k to correct IMON
change PR68 from 2.26k ohm to 1.67K ohm to correct LL
Page 10-- Staff C8715-R8716-R8717-R8718 for power noise.
Page 10-- mount C456,C96 47uF, and C457,C102 change value from 22uF to 47uF to support NEC OSD. (3A)

Change history (ES2 to PP)

Change history (PP to MRT)

WWW.AITECH1.RU